1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97

//! Provides a hardware aka. the host CPU.
use std::any::Any;
use std::hash::{Hash, Hasher};

use super::allocate_boxed_slice;
use super::flatbox::FlatBox;
use super::hardware::Hardware;
use crate::device::Error as DeviceError;
use crate::device::{IDevice, MemorySync};

#[derive(Debug, Clone)]
/// Defines the host CPU Hardware.
///
/// Can later be transformed into a [Coaster hardware][hardware].
/// [hardware]: ../../hardware/index.html
pub struct Cpu {
    hardwares: Vec<Hardware>,
}

impl Cpu {
    /// Initializes a new OpenCL hardware.
    pub fn new(hardwares: Vec<Hardware>) -> Cpu {
        Cpu { hardwares }
    }
}

impl IDevice for Cpu {
    type H = Hardware;
    type M = FlatBox;

    fn id(&self) -> &isize {
        static ID: isize = 0;
        &ID
    }

    fn hardwares(&self) -> &Vec<Hardware> {
        &self.hardwares
    }

    fn alloc_memory(&self, size: usize) -> Result<FlatBox, DeviceError> {
        let bx: Box<[u8]> = allocate_boxed_slice(size);
        Ok(FlatBox::from_box(bx))
    }
}

impl MemorySync for Cpu {
    // transfers from/to Cuda and OpenCL are defined on their MemorySync traits
    fn sync_in(
        &self,
        my_memory: &mut dyn Any,
        src_device: &dyn Any,
        src_memory: &dyn Any,
    ) -> Result<(), DeviceError> {
        if src_device.downcast_ref::<Cpu>().is_some() {
            let my_mem = my_memory.downcast_mut::<FlatBox>().unwrap();
            let src_mem = src_memory.downcast_ref::<FlatBox>().unwrap();
            my_mem
                .as_mut_slice::<u8>()
                .clone_from_slice(src_mem.as_slice::<u8>());
            return Ok(());
        }

        Err(DeviceError::NoMemorySyncRoute)
    }

    fn sync_out(
        &self,
        my_memory: &dyn Any,
        dst_device: &dyn Any,
        dst_memory: &mut dyn Any,
    ) -> Result<(), DeviceError> {
        if dst_device.downcast_ref::<Cpu>().is_some() {
            let my_mem = my_memory.downcast_ref::<FlatBox>().unwrap();
            let dst_mem = dst_memory.downcast_mut::<FlatBox>().unwrap();
            dst_mem
                .as_mut_slice::<u8>()
                .clone_from_slice(my_mem.as_slice::<u8>());
            return Ok(());
        }

        Err(DeviceError::NoMemorySyncRoute)
    }
}

impl PartialEq for Cpu {
    fn eq(&self, _: &Self) -> bool {
        true
    }
}

impl Eq for Cpu {}

impl Hash for Cpu {
    fn hash<H: Hasher>(&self, state: &mut H) {
        self.id().hash(state);
    }
}